

11/13/00

A

Patent
258/113



To: Box Patent Application
Commissioner for Patents
Washington, D.C. 20231

11/10/00
JC813 U.S. PTO
09/710196
11/10/00

NEW APPLICATION TRANSMITTAL - UTILITY

Sir:

Transmitted herewith for filing is a **utility** patent application:

Inventor(s): Sukeyuki Shinotsuka and Katsuhiko Takebe

Title: PHOTO-SENSOR CIRCUIT AND OPERATING METHOD

I. PAPERS ENCLOSED HEREWITH FOR FILING UNDER 37 CFR § 1.53(b):

- 15 Page(s) of Written Description
6 Page(s) Claims
1 Page(s) Abstract
7 Sheets of Drawings Informal Formal

II. ADDITIONAL PAPERS ENCLOSED IN CONNECTION WITH THIS FILING:

- Declaration
 Power of Attorney Separate Combined with Declaration
 Assignment to _____ and assignment cover sheet
 Verified Statement establishing "**Small Entity**" under 37 CFR §§ 1.9 and 1.27
 Priority Document No(s): Based on JP 359622 filed November 12, 2999
 Information Disclosure Statement w/PTO 1449 Copy of Citations
 Preliminary Amendment
 Return Postcard

CERTIFICATE OF MAILING (37 C.F.R. §1.10)

I hereby certify that this paper (along with any referred to as being attached or enclosed) is being deposited with the United States Postal Service on the date shown below with sufficient postage as 'Express Mail Post Office To Addressee' in an envelope addressed to the Commissioner for Patents, Washington, D.C. 20231.

EL533099885US
Express Mail Label No.

November 10, 2000
Date of Deposit

SAUNDRA L. CARR
Name of Person Mailing Paper

Saundra L. Carr
Signature of Person Mailing Paper

III. THE FILING FEE HAS BEEN CALCULATED AS SHOWN BELOW:

BASIC FILING FEE:					\$710.00
Total Claims	-	20	=	0	x \$18.00 \$0.00
Independent Claims	-	3	=	0	x \$80.00 \$0.00
Multiple Dependent Claims	\$270	(if applicable)		<input type="checkbox"/>	\$0.00
TOTAL OF ABOVE CALCULATIONS					\$710.00
Reduction by ½ for Filing by Small Entity. Note 37 CFR §§ 1.9, 1.27, 1.28. If applicable, Verified Statement must be attached.				<input type="checkbox"/>	\$0.00
Misc. Filing Fees (Recordation of Assignment -- \$40)					\$0.00
TOTAL FEES DUE HEREWITH					\$710.00

IV. METHOD OF PAYMENT OF FEES

- A check in the amount of ____.
- Charge Lyon & Lyon's Deposit Account No. **12-2475** in the amount of ____.
- This application is being filed without fee or Declaration under 37 CFR § 1.53.

V. AUTHORIZATION TO CHARGE FEES

The Commissioner is authorized to credit any overpayment and to charge any underpayment to Lyon & Lyon's Deposit Account No. **12-2475** for the following:

- 37 CFR § 1.16 – **(Filing fees and excess claims fees)**
- 37 CFR § 1.17 – **(Any application processing fees)**
- 37 CFR § 1.21 – **(Assignment recording fees)**

VI. CORRESPONDENCE ADDRESS

Please send all correspondence to Customer Number 22249:



22249

PATENT TRADEMARK OFFICE

LYON & LYON LLP
Suite 4700
633 W. Fifth Street
Los Angeles, CA 90071

Please direct all inquiries to Conrad R. Solum, Jr., at (213) 489-1600.

Respectfully submitted,

LYON & LYON LLP

Dated: 11/10/00 By: Conrad R. Solum, Jr.
Conrad R. Solum, Jr.
Reg. No. 20,467

PHOTO-SENSOR CIRCUIT AND OPERATING METHOD

BACKGROUND OF THE INVENTION

The present invention relates to a photo-sensor circuit for detecting a light signal and converting the detected light signal into an electric signal and a method of operating the circuit, and, more specifically, to a photo-sensor circuit having a shutter function.

Figure 1 shows a photo-sensor circuit having a shutter function (sample-and-hold function), which can be used as one of pixel detecting elements composing an image sensor. This photo-sensor circuit comprises a photodiode PD for detecting a light signal and converting it into an electric signal, a MOS transistor Q1 for charging/discharging a capacitor C1 being a parasitic capacitance of the photodiode, a capacitor C2 for accumulating a terminal voltage of the photodiode PD as a pixel signal, a MOS transistor Q2 for transferring an electric charge from the capacitor C1 to the capacitor C2, a MOS transistor Q3 for amplifying a terminal voltage of the capacitor C2 and a MOS transistor Q4 for selectively outputting an amplified pixel signal.

The above conventional photo-sensor circuit works with signals generated by respective parts at respective timings as shown in Fig. 9 when operated by a conventional method.

Namely, a transistor Q1 is turned ON when a driving

voltage V1 increases to a high level at timing t1-t2 to give an electric charge to the capacitor C1 being a parasitic capacitance of the photodiode PD. Once the photodiode PD is illuminated, a sensor current flows causing the capacitor C1 to reduce the electric charge by an amount proportional to the flowing current.

The transistor Q2 is then turned ON when a driving voltage V3 increases to a high level at timing t3-t4 to transfer an electric charge from the capacitor C1 to the capacitor C2. When the transistor Q4 is then turned ON by an increase in driving voltage V4 to a high level at timing t4-t5, a current from a power supply V5 is supplied and limited by the transistor Q3. Consequently, a pixel signal Vout is output through a resistance R.

In this photo-sensor circuit, the transistor Q2 becomes turned-off at timing t4 and the capacitor C2 maintains a constant electric charge until the transistor Q2 is turned OFF to transfer the electric charge from the capacitor C1 to the capacitor C2. In other words, during the turned-off period of the transistor Q2 (a holding time of the capacitor C2), the same output can be obtained as a pixel signal independent of a change in the terminal voltage Vc1 of the capacitor C1.

Owing to the above-described structure, the photo-sensor circuit can act as a shutter for a single pixel. The open time of this shutter can be controlled.

Figure 10 shows another structure of the photo-sensor circuit having a shutter function, wherein a MOS transistor Q5 is further provided for charging and discharging the capacitor C2.

The operation of the thus constructed photo-sensor circuit differs from that of the fore-mentioned photo-sensor circuit by the fact that its pixel signal is initialized by discharging the capacitor C2 when the transistor Q5 of the circuit is turned ON by an increase in driving voltage V6 at timing t6-t7 as shown in Fig. 11.

The photo-sensor circuit shown in Fig. 1 can transfer a terminal voltage Vc1 of the capacitor C1 to a capacitor C2 by the action of the transistor Q2 and can retain the electric charge on the capacitor C2 until the transistor Q2 is turned ON again. Consequently, in case there is a difference between the terminal voltages Vc1 and Vc2 of the capacitors C1 and C2, the terminal voltage Vc1 of the capacitor C1 is not correctly reflected on that of the capacitor C2 until the transistor Q2 is turned ON again. This results in decreasing the reproducibility of the signal.

Figure 12 shows a model of accumulation of electric charge in the capacitors C1 and C2 respectively while the photo-sensor circuit of Figure 1 is operated by a conventional method and is continuously sensing light

signals.

In the photo-sensor circuit constructed as shown in Fig. 10, the capacitor C2 can be charged and discharged by the transistor Q5 and hence the terminal voltage Vc1 of the capacitor C1 can be well-reproducibly transferred to the capacitor C2. However, there arises such a problem that a charge of the capacitor C2 becomes smaller than a charge of the capacitor C1.

Figure 13 shows a model of accumulation of electric charge in the capacitors C1 and C2 respectively while the photo-sensor circuit of Figure 10 is operated by a conventional method.

SUMMARY OF THE INVENTION

Accordingly, it is an object of the present invention to provide a method of operation and a photo-sensor circuit capable of initializing a capacitor by turning ON a first transistor before turning ON a second transistor for charging and discharging another capacitor that is a parasitic capacitance of a photodiode PD in order to prevent the first-mentioned capacitor from reproducing an incorrect voltage.

Another object of the present invention is to provide a photo-sensor circuit wherein a terminal voltage of a parasitic capacitor is always applied to a second capacitor by turning ON a sample-and-hold transistor during the open-state period of a shutter in order to

prevent the second capacitor from dropping its voltage.

A further object of the present invention is to provide a photo-sensor circuit that can generate a pixel signal in a wide dynamic range with high reproducibility, which is achieved by using an initial setting means for executing the logarithmic operation by changing a power supply voltage in addition to a shutter function.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a circuit diagram of a photo-sensor circuit according to an embodiment of the present invention.

Figure 2 is a time chart of signals of respective portions of the photo-sensor circuit of Fig. 1.

Figure 3 is a circuit diagram of a photo-sensor circuit according to another embodiment of the present invention.

Figure 4 is a time chart of signals of respective portions of the photo-sensor circuit of Fig. 3.

Figure 5 is an exemplary block diagram of an image sensor constructed of a two-dimensional matrix of photo-sensor circuits according to the present invention, wherein each photo-sensor circuit serves for a single pixel.

Figure 6 is a time chart of signals generated by respective portions of the image sensor of Fig. 5.

Figure 7 is another exemplary block diagram of an

image sensor constructed of a two-dimensional matrix of photo-sensor circuits according to the present invention, wherein each photo-sensor circuit serves for a single pixel.

Figure 8 is a time chart of signals generated by respective portions of the image sensor of Fig. 7.

Figure 9 is a time chart of signals generated by respective portions of the photo-sensor circuit shown in Fig. 1 when the circuit is operated according to a conventional method.

Figure 10 is a circuit diagram of a conventional photo-sensor circuit having a shutter function.

Figure 11 is a time chart of signals generated by respective portions of the conventional photo-sensor circuit of Fig. 10.

Figure 12 shows a model of accumulation of electric charge in capacitors C1 and C2 respectively when the photo-sensor circuit of Fig. 1 is operated by a conventional method.

Figure 13 shows a model of accumulation of electric charge in capacitors C1 and C2 respectively when the photo-sensor circuit of Fig. 10 is operated by a conventional method.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to Fig. 1, a photo-sensor circuit according to an embodiment of the present invention comprises a

photodiode PD being a light-detecting element for sensing light and converting it into an electric signal, a MOS transistor Q1 for charging and discharging a capacitor C1 being a parasitic capacitance of the photodiode PD, a capacitor C2 for accumulating therein a terminal voltage of the photodiode PD as a pixel signal, a MOS transistor Q2 for transferring an electric charge of the capacitor C1 to a capacitor C2, a MOS transistor Q3 for amplifying a terminal voltage of the capacitor C2 and a MOS transistor Q4 for selectively outputting the amplified pixel signal.

In the above photo-sensor circuit of Figure 1 according to the present invention, an electric signal corresponding to a light signal is obtained by applying control signals for driving respective components of the circuit in a new and inventive method.

Namely, as shown in Figure 2, the transistor Q1 is turned ON by increasing a driving voltage V1 to a high level at timing t1-t2 to give an electric charge to the capacitor C1. When light falls on the photodiode PD, current flows in the sensor circuit and an electric charge proportional to the current flowing in the sensor circuit is removed from the capacitor C1 at timing t2-t3.

During timing t1 to t3 (with the shutter being open) the transistor Q2 is in the turned ON state by a high level of driving voltage V3 and the terminal voltages

V_{C1} and V_{C2} of the capacitors C_1 and C_2 are equal to each other.

When the transistor Q_2 is turned off at timing t_3 , the terminal voltage V_{C2} of the capacitor is held at the same level.

When the transistor Q_4 is then turned ON by a high level of driving voltage V_4 at timing t_4-t_5 , a current restricted by the transistor Q_3 is supplied from the power supply V_5 and hence a pixel signal is output as an output voltage V_{out} through a resistance R .

In the above photo-sensor circuit structure, an electric charge of the capacitor C_2 is retained when the transistor Q_2 is turned off at timing t_3 and thereafter. The electric charge of the capacitor C_2 is maintained at a constant value until the transistor Q_2 is turned on to begin transferring the electric charge from the capacitor C_1 to the capacitor C_2 . Namely, while the transistor Q_2 is off (i.e., for the holding period of the capacitor C_2), the same pixel signal can be obtained irrespective of a change in the terminal voltage V_{C1} of the capacitor C_1 .

Therefore, the photo-sensor circuit having 4 transistors as shown in Fig. 1 can obtain a pixel signal V_{out} having high reproducibility when it is operated according to timing chart shown in Fig. 2.

Referring to Fig. 3, a photo-sensor circuit according

to another embodiment of the present invention will be described below.

This embodiment uses a MOS transistor Q1' in particular for converting a sensor current of a photodiode PD into a detection voltage that has a logarithmic characteristic in a weak inversed state and includes a voltage controller 1 (an initial setting means) that can set a drain-side source voltage V2 of the transistor Q1' to a lower voltage value (low level) than the normal voltage value (high level) for a specified period of time and remove an electric charge accumulated in a capacitor C1 that is a parasitic capacitance of the photodiode PD connected to a source side of the transistor.

The operation of the above photo-sensor circuit will be described below with reference to the time chart of Fig. 4.

A supply voltage V1 is set to a detection voltage value into which a current flowing in the transistor Q1 is converted. The voltage V1 possesses a logarithmic characteristic in the weak inversed state with the supply voltage V2 of the high level.

In this state, once a driving voltage V2 is decreased to the low level at timing t1-t2, a drain-source voltage of the transistor Q1' rises and causes the transistor Q1' to be turned ON to remove the electric charge from

a capacitor C1 that is a parasitic capacitance of the photodiode PD.

Next, the driving voltage V2 is changed to the high level at timing t2 and the capacitor C1 is charged with a voltage at which a sensor current flowing through the photodiode PD is balanced with a current supplied from the transistor Q1'.

Since the current flowing in the transistor Q1' has been converted into the voltage having the logarithmic characteristic in its weak inverted state, the terminal voltage Vc1 of the capacitor C1 represents an amount of light incident to the photodiode PD, which has been logarithmically transformed and outputted.

During the above period t1-t3 (with the shutter being open), a transistor Q2 is also in the ON-state by an increased level of the voltage V3 and hence the terminal voltage Vc1 of the capacitor C1 is equal to the terminal voltage Vc2 of the capacitor C1.

When the transistor Q2 is turned OFF at timing t3, the terminal voltage Vc2 of the capacitor C2 is held in the steady state.

When a transistor Q4 is then turned ON by an increased voltage V4 at timing t4-t5, a current from a power supply V5 is supplied that is restricted by the transistor Q3 and a pixel signal through a resistance R is output as an output voltage Vout.

In the above photo-sensor circuit structure, an electric charge of the capacitor C2 is held when the transistor Q2 is turned OFF at timing t3 and thereafter. The electric charge of the capacitor C2 is maintained at a constant value until the transistor Q2 is turned ON to begin transferring the electric charge from the capacitor C1 to the capacitor C2. Namely, with the transistor Q2 being in the OFF-state (during the holding time of the capacitor C2), the same pixel signal is output irrespective of a change in a terminal voltage Vc1 of the capacitor C1.

Therefore, the photo-sensor circuit shown in Fig. 3 can function as a shutter that is free from the effect of afterglow and has a wide dynamic range of its logarithmic output during the operation according a timing chart shown in Fig. 4.

An image sensor can be constructed of photo-sensor circuits according to any of the embodiments of the present invention, which circuits are arranged in one- or two-dimensional plane to form respective pixel-detecting components.

Figure 5 is an exemplary image sensor structure in which the photo-sensor circuits of Fig. 1 are arranged to form a two-dimensional matrix of the light-sensors each representing a single pixel S therein. In Fig. 5, numeral 2 designates a pixel-selecting circuit common

to all pixels S and numeral 3 designates a pixel-signal selecting circuit for subsequently outputting respective pixel signals.

Figure 6 is a time chart for respective signals of the above image sensor.

In this instance, respective pixels S arranged in a matrix are scanned to read at timing t4-t5 in particular. In each photo-sensor circuit representing one pixel S, when the transistor Q4 is turned ON, a current from the power supply V5, restricted by the transistor Q3, is supplied to respective pixels and hence respective pixel signals Vout are output through a resistance connected to a row of pixels S in the matrix.

Therefore, the above image-sensor of the four-transistor structure of Fig. 1 can obtain pixel signals each having high reproducibility.

Figure 7 is an exemplary image sensor structure in which the photo-sensor circuits of Fig. 3 are arranged to form a two-dimensional matrix of the light-sensors each representing a single pixel S therein. In Fig. 7, numeral 1 designates a voltage controller provided common to all pixels S, numeral 2 designates a pixel-selecting circuit common to all pixels S and numeral 3 designates a pixel-signal selecting circuit for subsequently outputting respective pixel signals.

Figure 8 is a time chart for respective signals of

the above image sensor.

In this instance, respective pixels S arranged in a matrix are scanned to read at timing t₄-t₅ in particular. In the time charts shown in Figs. 6 and 8, it is possible to set an accumulating period (i.e., a shutter-opening period with a high level supply voltage V₃) elongated to timing t₄.

A photo-sensor circuit according to an embodiment of the present invention comprises a photo-detecting element (PD) for detecting a light signal and converting the same signal into an electric signal, a first MOS transistor (Q1) for charging and discharging parasitic capacitance (C₁), a capacitor (C₂) for accumulating a terminal voltage of the photo-detecting element as a pixel signal, a second MOS transistor (Q2) for transferring a parasitic capacitance electric charge from the photo-detecting element to the capacitor (C₂), a third MOS transistor (Q3) for amplifying the terminal voltage of the capacitor and a fourth MOS transistor (Q4) for selectively outputting an amplified pixel signal. In the photo-sensor circuit structure, the first MOS transistor and the second MOS transistor are turned ON for a certain period of time before accumulation of a pixel signal to charge and discharge the parasitic capacitance of the photo-detecting element and the capacitor until terminal voltages of the photo-detecting

element and the capacitor become the same, the second MOS transistor is turned OFF and the capacitor is open after a certain period of time of accumulation of the pixel signal and then the fourth MOS transistor is switched ON. The photo-sensor circuit offers an advantageous feature of producing a pixel signal having high reproducibility.

A photo-sensor circuit according to another embodiment of the present invention comprises a photo-detecting element (PD) for sensing a light-signal and converting said signal into an electric signal, a first MOS transistor (Q1') for converting a current of the photo-detecting element into a voltage having a logarithmic characteristic in a weakly inverted state, an initial setting means (1) for controlling an electric charge accumulated in the parasitic capacitance (C1) of the photo-detecting element connected to a source by setting a drain voltage of the first MOS transistor to a low voltage for a certain period of time, a capacitor (C2) for accumulating a terminal voltage of the photo-detecting element as a pixel signal, a second MOS transistor (Q2) for transferring a parasitic capacitance charge from the photo-detecting element to the capacitor (C2), a third MOS transistor (Q3) for amplifying the terminal voltage of the capacitor and a fourth MOS transistor (Q4) for selectively outputting an amplified

pixel signal. In this photo-sensor circuit structure, the second MOS transistor is switched ON and at the same time a voltage of the initial setting means is set to a low level to bring a parasitic capacitance of the photo-detecting element and a terminal voltage of the capacitor into a low level state before accumulation of a pixel signal, then after a certain period of time, the voltage of the initial setting means is switched to a high level state to start accumulation of a pixel signal, then after a certain period of time, the second MOS transistor is turned OFF to cause the capacitor to be open, and finally the fourth MOS transistor is switched ON. The above photo-sensor circuit offers such an advantage that it can form a shutter that is free from the effect of afterglow and has a wide dynamic range of a logarithmic output, assuring obtaining a pixel signal having high reproducibility.

What is claimed is:

1. A photo-sensor circuit comprising a photo-detecting element, a first MOS transistor for charging and discharging a parasitic capacitance of the photo-detecting element, a capacitor for accumulating a terminal voltage of the photo-detecting element as a pixel signal, a second MOS transistor for transferring a parasitic capacitance electric charge from the photo-detecting element to the capacitor, a third MOS transistor for amplifying the terminal voltage of the capacitor, and a fourth MOS transistor for selectively outputting an amplified pixel signal, characterized in that the first MOS transistor and the second MOS transistor are turned ON for a certain period of time before accumulation of a pixel signal to equalize terminal voltages of the photo-detecting element and the capacitor by charging/discharging the parasitic capacitance of the photo-detecting element and the capacitor, the second MOS transistor is turned OFF and the capacitor is open after a certain period of time of accumulation of the pixel signal and then the fourth MOS transistor is switched ON.
2. A photo-sensor circuit comprising a photo-detecting element for sensing a light-signal and converting said signal into an electric signal, a first MOS transistor for converting a current of the photo-detecting element

into a voltage having a logarithmic characteristic in a weakly inverted state, an initial setting means for controlling an electric charge accumulated in a parasitic capacitance of the photo-detecting element connected to a source by setting a drain voltage of the first MOS transistor to a low voltage for a certain period of time, a capacitor for accumulating a terminal voltage of the photo- -detecting element as a pixel signal, a second MOS transistor for transferring a parasitic capacitance electric charge from the photo-detecting element to the capacitor, a third MOS transistor for amplifying the terminal voltage of the capacitor, and a fourth MOS transistor for selectively outputting an amplified pixel signal, characterized in that the second MOS transistor is switched ON and at the same time a voltage of the initial setting means is set to a low level to bring a parasitic capacitance of the photo-detecting element and a terminal voltage of the capacitor into a low level state before accumulation of a pixel signal, then after a certain period of time, the voltage of the initial setting means is switched to a high level state to start accumulation of a pixel signal, then after a certain period of time, the second MOS transistor is turned OFF to cause the capacitor to be open, and then the fourth MOS transistor is switched ON.

3. A photo-sensor circuit as defined in any of claims

1 and 2, characterized in that it is a single-pixel detecting component of an image sensor.

4. A photo-sensor circuit comprising a photo-detecting element for sensing a light-signal and converting said signal into an electric signal, a first MOS transistor connected to said photo-detecting element, a parasitic capacitance means connected to said first MOS transistor and said photo-detecting element, a second MOS transistor connected to said parasitic capacitance means and said photo-detecting element, a third MOS transistor, a capacitor connected to between said second and third MOS transistors, and a fourth MOS transistor for selectively outputting an amplified pixel signal, characterized in that an initial setting means is connected to said parasitic capacitance means through said first said first MOS transistor for controlling an electric charge accumulated in said parasitic capacitance, said second MOS transistor is switched ON and at the same time a voltage of said initial setting means is set to a low level to bring a parasitic capacitance of the photo-detecting element and a terminal voltage of the capacitor into a low level state before accumulation of a pixel signal, then after a certain period of time, a voltage of the initial setting means is switched to a high level state to start accumulation of a pixel signal, then after a certain

period of time, the second MOS transistor is turned OFF to cause the capacitor to be open and then the fourth MOS transistor is switched ON.

5. A method of operating a photo-sensor circuit that is comprised of a photo-detecting element, a first MOS transistor for charging and discharging a parasitic capacitance of the photo-detecting element, a capacitor for accumulating a terminal voltage of the photo-detecting element as a pixel signal, a second MOS transistor for transferring a parasitic capacitance electric charge from the photo-detecting element to the capacitor, a third MOS transistor for amplifying the terminal voltage of the capacitor, and a fourth MOS transistor for selectively outputting an amplified pixel signal,

comprising the steps of;

turning ON the first MOS transistor and the second MOS transistor for a certain period of time before accumulation of a pixel signal to equalize terminal voltages of the photo-detecting element and the capacitor by charging/discharging the parasitic capacitance of the photo-detecting element and the capacitor,

turning OFF the second MOS transistor to open the capacitor after a certain period of time of accumulation of the pixel signal, and

turning ON the fourth MOS transistor for outputting an amplified pixel signal.

6. A method of operating a photo-sensor circuit that is comprised of a photo-detecting element for sensing a light-signal and converting said signal into an electric signal, a first MOS transistor for converting a current of the photo-detecting element into a voltage having a logarithmic characteristic in a weakly inverted state, an initial setting means for controlling an electric charge accumulated in the parasitic capacitance of the photo-detecting element connected to a source by setting a drain voltage of the first MOS transistor to a low voltage for a certain period of time, a capacitor for accumulating a terminal voltage of the photo-detecting element as a pixel signal, a second MOS transistor for transferring a parasitic capacitance electric charge from the photo-detecting element to the capacitor, a third MOS transistor for amplifying the terminal voltage of the capacitor, and a fourth MOS transistor for selectively outputting an amplified pixel signal, comprising the steps of;

switching ON the second MOS transistor at the same time a voltage of the initial setting means is set to a low level to bring a parasitic capacitance of the photo-detecting element and a terminal voltage of the capacitor into a low level state before accumulation of

a pixel signal,

then, after a certain period of time, switching the voltage of the initial setting means to a high level state to start accumulation of a pixel signal,

then, after a certain period of time, switching OFF the second MOS transistor to cause the capacitor to be open, and

switching ON the fourth MOS transistor for outputting an amplified signal.

ABSTRACT

A photo-sensor circuit according to an embodiment of the present invention comprises a photo-detecting element (PD) for detecting a light signal and converting the same signal into an electric signal, a first MOS transistor (QT) for charging and discharging parasitic capacitance (C1), a capacitor (C2) for accumulating a terminal voltage of the photo-detecting element as a pixel signal, a second MOS transistor (Q2) for transferring a parasitic capacitance charge from the photo-detecting element to the capacitor (C2), a third MOS transistor (Q3) for amplifying the terminal voltage of the capacitor and a fourth MOS transistor (Q4) for selectively outputting an amplified pixel signal. In the above structure, the first MOS transistor and the second MOS transistor are turned ON for a certain period of time before accumulation of a pixel signal to equalize terminal voltages of the photo-detecting element and the capacitor by charging and discharging the parasitic capacitance of the photo-detecting element and the capacitor, the second MOS transistor is turned OFF and the capacitor is open after a certain period of time of accumulation of the pixel signal and then the fourth MOS transistor is switched ON. This photo-sensor circuit offers an advantageous feature of producing a pixel signal having high reproducibility.

1/7
FIG. 1




FIG. 2




FIG. 3





FIG. 4



3/7

FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9 PRIOR ART




FIG. 10 PRIOR ART




FIG. 11 PRIOR ART




FIG. 12 PRIOR ART




FIG. 13 PRIOR ART

